登录
首页 » VHDL » 采用systemc语言设计了一个状态机,主要包括两个进程,仿真结果表明状态机可以正常工作...

采用systemc语言设计了一个状态机,主要包括两个进程,仿真结果表明状态机可以正常工作...

于 2022-03-17 发布 文件大小:4.10 MB
0 173
下载积分: 2 下载次数: 1

代码说明:

采用systemc语言设计了一个状态机,主要包括两个进程,仿真结果表明状态机可以正常工作-Systemc language designed using a state machine, mainly consists of two processes, the simulation results show that the state machine can work properly

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。...
    Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。-Xilinx FPGA development DEMO routines, function relatively comprehensive reference suitable for novice.
    2022-02-21 21:55:12下载
    积分:1
  • xilinx-timing-constrains
    ISE时序约束笔记——Global Timing Constraints,这个文档中详细介绍了如何使用ISE中约束工具和原理,对fpga水平提高有很大帮助(In this file , global timing constraints is introduced very clearly. It can really helps)
    2012-04-16 11:08:45下载
    积分:1
  • W5100
    使用spi模式初始化w5100,实现了快速以太网的初步建立(Using the spi mode initialization w5100, to achieve the initial establishment of a Fast Ethernet)
    2020-08-02 20:08:35下载
    积分:1
  • cordic_base_j
    This code implement a interation in cordic pipelline
    2014-10-30 01:47:24下载
    积分:1
  • 16QAM
    说明:  在quartus上运行16QAM仿真,实现在modelsim上的波形仿真(Running 16QAM simulation on quartus)
    2020-04-27 18:24:11下载
    积分:1
  • M25P80 serial memory for applications Verilog program
    针对串行存储器M25P80应用的verilog程序-M25P80 serial memory for applications Verilog program
    2022-03-12 06:10:14下载
    积分:1
  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • ff_const_mul
    说明:  常系数有限域乘法器,verilog DHL源码(Constant coefficient finite field multiplier, verilog DHL source)
    2011-02-19 21:09:36下载
    积分:1
  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • CPU
    不同方法实现的CPU系统。同样支持加减乘,逻辑/算术移位,与或非等建议指令。(Different methods to achieve CPU system. Also supports, subtraction, multiplication, logic/arithmetic shift, and the like or recommend instruction.)
    2016-04-16 20:30:51下载
    积分:1
  • 696518资源总数
  • 106253会员总数
  • 14今日下载