登录
首页 » VHDL » altera 公司的15IP源码 亲自测试还不错 有DIV, CONTER

altera 公司的15IP源码 亲自测试还不错 有DIV, CONTER

于 2022-03-13 发布 文件大小:49.57 kB
0 41
下载积分: 2 下载次数: 1

代码说明:

altera 公司的15IP源码 亲自测试还不错 有DIV, CONTER-ALTERA the 15IP source personally tests are also good DIV, CONTER

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADC0832TLC5615
    开关电源中用单片机产生可调电压控制PWM波程序,ADC0832读取输出电压(Single-chip switching power supply using adjustable voltage control PWM wave generation process, ADC0832 read the output voltage)
    2011-09-16 23:37:27下载
    积分:1
  • TSL1401_CCD_Test
    十分基础的CCD的测试程序,大家可以下载调试CCD(this is a ccd test chengxu ,it is very good to use ,you can down it )
    2016-03-14 16:50:18下载
    积分:1
  • cpu
    说明:  一个简单的CPU设计,支持add,sub,mvi,mv四条指令,用Verilog语言编写,在Quratus II上编译通过,仿真正确。(A simple CPU design, support add, sub, mvi, mv four instructions, with the Verilog language, compiled by the Quratus II, the simulation is correct.)
    2011-04-09 12:22:09下载
    积分:1
  • test-ram
    design ram v8051 for project
    2013-07-08 23:24:20下载
    积分:1
  • 1151175
    Image Embedded VHDL Code by using watermarking technique
    2013-03-14 16:53:07下载
    积分:1
  • e2prom_rd
    Verilog HDL 读取EEPROM项目的详细构建(Verilog HDL EEPROM read the detailed construction)
    2013-05-25 11:53:20下载
    积分:1
  • xapp774
    基于tus5000评估板的VHDL源代码,用于超声波检测,xinlinx提供的(Based on the VHDL source code tus5000 uation board, used in ultrasonic testing, xinlinx provide)
    2021-02-07 11:39:55下载
    积分:1
  • SIREN
    An Alarm Project Writen in VHDL for FPGA Devices
    2010-10-01 16:37:48下载
    积分:1
  • fft_ex1
    基于verilog的FFT设计,使用vivado作为开发平台(Verilog based on the FFT design, the use of vivado as a development platform)
    2021-02-24 23:39:39下载
    积分:1
  • sdram-control-verilog
    SDRAM控制器源码,内含完整的控制器verilog源代码和测试代码,超值哈。(This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1.)
    2009-12-11 15:01:46下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载