-
uart
uart发射机Verilog HDL代码(Verilog HDL code uart transmitter)
- 2011-05-21 21:37:01下载
- 积分：1
-
multiplier
参数可配置的sequential 乘法器和booth 乘法器(verilog source code with configurable parameters for sequential multiplier and booth multiplier )
- 2011-12-08 15:14:04下载
- 积分：1
-
基于VHDL的UART控制器设计
UART模块的VHDL语言设计(Design of VHDL language based on UART module)
- 2017-11-13 23:56:26下载
- 积分：1
-
divisor
Time divisor vhdl code
- 2009-06-02 21:31:05下载
- 积分：1
-
Continuous_delay_control_Farrow
matlab代码，利用Farrow结构设计分数延时滤波器，滤波器阶数和个数可分别进行设置，利用最大最小准则近似(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
- 2019-06-14 09:10:59下载
- 积分：1
-
tcdg
Encryption has become a part and parcel of our lives and we have accepted the fact that data is going to encrypted and decrypted at various stages. However, there is not a single encryption algorithm followed everywhere. There are a number of algorithms existing, and I feel there is a need to understand how they work. So this text explains a number of popular encryption algorithms and makes you look at them as mathematical formulas.
- 2014-01-29 15:57:35下载
- 积分：1
-
AD7606URAT
Verilog实现高速AD7606数据采样，8通道，采样频率可调，支持串口数据发送，亲测可用。(Verilog AD7606 high-speed data sampling, 8-channel, the sampling frequency is adjustable, support for serial data transmission, pro-test is available.)
- 2021-04-16 21:38:53下载
- 积分：1
-
ad7606
ADC7606的驱动代码，采用verilog实现(ADC7606 driver code, using Verilog to achieve)
- 2021-03-30 09:39:10下载
- 积分：1
-
fifo
FPGA的fifo与dsp的emif接口测试程序(EMIF interface test program for FIFO and DSP of FPGA)
- 2020-12-03 16:59:25下载
- 积分：1
-
flash
本程序是fpga控制flash的读写程序，包括了程序和仿真时的测试文件(fpga flash)
- 2013-07-21 14:47:36下载
- 积分：1
