登录
首页 » Verilog » Verilog Jpeg 编码器

Verilog Jpeg 编码器

于 2022-03-12 发布 文件大小:173.09 kB
0 67
下载积分: 2 下载次数: 1

代码说明:

这个核接收红色,绿色和蓝色的像素值作为输入,就像从一个tiff图片文件一样,产生构建一个JPEG图片所需的JPGE比特流。这个核是用通用的、一般的Verilog代码编写,可以运行到任何FPGA上。这个核不依靠于任何的专用IP核,所有用来实现JPEG编码器的功能都是用Verilog编写的,整个代码都是独立的。这个核在不同的量化和霍夫曼表下,在很多图片上仿真过。效果很好!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 400rdm
    用于FPGA的学习,大家值得借鉴,可以好好学习一下(this is for fpga and you can use this.)
    2020-06-16 15:20:02下载
    积分:1
  • 整个工程代码
    说明:  掌握SDRAM数据读写、刷新、初始化以及FPGA串口收发时序,熟练FIFO IP核的生成和调用。(Master SDRAM data read and write, refresh, initialization and the timing of sending and receiving of the serial port of the FPGA, skilled in the generation and invocation of the FIFO IP core.)
    2019-01-21 17:21:27下载
    积分:1
  • add_noisem
    把指定的噪声叠加到信号上去.有标准噪声库NOISEX-92,其中带有白噪声、办公室噪声、工厂噪声、汽车噪声、坦克噪声等等,在信号处理中往往需要把库中的噪声叠加到信号中去,而噪声的采样频率与纯信号的采样频率往往不一致,需要采样频率的校准。 (The specified noise superimposed to the signal up. Standard noise library NOISEX-92, with white noise, office noise, factory noise, car noise, tank noise in the signal processing often requires noise to be superimposed in the library The signal to noise of the sampling frequency and pure signal sampling frequency is often inconsistent sampling frequency of calibration.)
    2012-08-10 14:18:33下载
    积分:1
  • spi_dac_ad7394_ad7395.v
    Verilog code of SPI configurator for DAC AD7394 and AD7395
    2014-09-11 21:58:15下载
    积分:1
  • DDR2 SDRAM CONTROLER
    DDR2 SDRAM在opencore上download的!!!!!!!!!!!!!!!
    2022-03-01 23:29:33下载
    积分:1
  • MRAM2012
    STT-MRAM磁性存储器全部verilog代码和仿真验证代码,包括行为模块,读写模块和控制模块,已经经过验证完全正确(STT-MRAM magnetic memory all the code and simulation code, including behavior module, reader module and the control module, has been proven entirely correct)
    2020-06-29 14:20:02下载
    积分:1
  • one_2017_v2
    说明:  一个编码解码系统,其中包含一个信号发生器(用查找表方式实现)、一个m序列生成器(用来编码和解码用)、一个FiFo队列用来做缓存以及用串口方式进行收发读取数据。(An encoding and decoding system, which includes a signal generator (implemented by look-up table), an m-sequence generator (used for encoding and decoding), a FIFO queue for caching, and a serial port for receiving, transmitting and reading data.)
    2021-03-15 18:24:40下载
    积分:1
  • nios_ruanhe_spi_3
    这是我自己写的一个摄像头数据存储SD卡程序,quartus的verilog编写,摄像头采用自己添加的外设接口,数据采用dma采集,SD用的是软件自带的SPI内核以及znFAT的文件系统。帧率我没有测,有兴趣的可以测测,初学者可以参考学习,写的代码有点乱,如果有不懂的可以和联系。(This is what I wrote it myself a camera, SD card data storage program, quartus the verilog write, add their own camera with peripheral interfaces, data acquisition using dma, SD with the software that comes with SPI znFAT kernel and file system. I did not measure the frame rate, are interested can Cece, beginners can refer to the study, wrote the code a bit messy, if there do not understand can contact)
    2015-09-18 11:39:07下载
    积分:1
  • DCT_IDCT
    DCT and Idct with vhdl and verilog
    2017-11-22 17:15:12下载
    积分:1
  • license
    quartus license dede(quartus 11.0 license)
    2014-04-21 18:26:12下载
    积分:1
  • 696518资源总数
  • 104326会员总数
  • 25今日下载