登录
首页 » VHDL » 基于vhdl的PWM发生器

基于vhdl的PWM发生器

于 2022-03-04 发布 文件大小:208.90 kB
0 56
下载积分: 2 下载次数: 1

代码说明:

基于vhdl的PWM发生器-VHDL-based PWM generator

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DDR3_user_design
    在Xilinx开发环境ISE13.2上用MIG产生的DDR3 SDRAM控制器,里面生成了Core,可用于DDR3读写控制(On the Xilinx development environment ISE13.2 generated with MIG DDR3 SDRAM controller, which generates the Core, DDR3 can be used to read and write control)
    2012-02-02 15:16:00下载
    积分:1
  • VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码....
    VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, one that contains principles, truth table and schematic, as well as VHDL source code.
    2022-12-29 08:25:03下载
    积分:1
  • 8_BUS
    BUS documentation and map reffereces
    2020-06-25 19:40:02下载
    积分:1
  • 全加器的VHDL程序实现及仿真
    全加器的VHDL程序实现及仿真-full adder VHDL simulation program and
    2022-02-03 16:51:49下载
    积分:1
  • paper_about_polypahse
    一篇关于多相滤波器的论文,讲解了关于多信道的实现与仿真。(A paper about the polyphase filter,explained about the realization of multi-channel and simulation )
    2014-11-21 22:32:22下载
    积分:1
  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • edc_spi_command
    单片机和FPGA的通信程序,发送5个数,传输稳定,可以自行修改可一次传多个数(MCU and FPGA communication program, send five the number of stable transmission, you can modify the number may be more than one pass)
    2013-09-14 21:09:52下载
    积分:1
  • Arbitrary odd
    任意奇数分频,只要修改N即可实现 可验证-Arbitrary odd-numbered sub-frequency, as long as the modified N can realize verifiable
    2022-03-19 01:50:16下载
    积分:1
  • PCIe_Lab(ALTERA-V5PCIe)
    这一设计实例深入浅出,介绍怎样产生一个Qsys子系统。 您将产生一个含有以下组成的Qsys系统:在Cyclone IV GX收发器入门套件上,设计带嵌入式收发器的Gen1×1硬核IP的 PCI Express IP编译器。 (Qsys system: the Cyclone IV GX Transceiver Starter Kit, designed with embedded transceivers Gen1 × 1 hard IP PCI Express IP compiler.)
    2020-12-02 18:39:25下载
    积分:1
  • 8位7段LED显示源码,扫描显示,稳定高效
    8位7段LED显示源码,扫描显示,稳定高效-seven of the eight LED source, scanning, stable and efficient
    2022-02-15 21:05:29下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载