登录
首页 » VHDL » 全部通过,是我的精心设计,完全满足初学者的要求。

全部通过,是我的精心设计,完全满足初学者的要求。

于 2022-03-02 发布 文件大小:2.19 kB
0 59
下载积分: 2 下载次数: 1

代码说明:

全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sdr
    全数字OQPSK解调算法的研究及FPGA实现 论文介绍了OQPSK全数字接收解调原理和基于 软件无线电设计思想的全数字接收机的基本结构,详细阐述了当今OQPSK数字 解调中载波频率同步、载波相位同步、时钟同步和数据帧同步的一些常用算法, 并选择了相应算法构建了三种系统级的实现方案。通过MATLAB对解调方案的 仿真和性能分析,确定了FPGA中的系统实现方案。在此基础上,本文采用Verilog HDL硬件描述语言在Altera公司的QuartusⅡ开发平台上设计了同步解调系统中 的各个模块,还对各模块和整个系统在ModelSim中进行了时序仿真验证,并对 设计中出现的问题进行了修正。最后,经过FPGA调试工具嵌入式逻辑分析仪 SignalTapⅡ的硬件实际测试,(The Research and FPGA Implement of All Digital OQPSK Demodulation Algorithms )
    2020-06-30 18:00:01下载
    积分:1
  • ARM-Verilog-HDL-IP-CORE
    ARM处理器的IP核,用verilog编写的,对处理器和相关的CPU架构知识有很大帮助。(ARM processor IP core, written in verilog processor and CPU architecture knowledge.)
    2020-09-21 10:27:52下载
    积分:1
  • Chip_74HC595
    用Verilog描述了一款简单逻辑芯片74HC595的功能该芯片功能为:带输出锁存的8位移位寄存器(use the verilog to describe a simple chip 74HC595 with 8-Bit Serial-In, Parallel-Out Shift Reg and High-Current 3-State Outputs Reg)
    2020-11-29 21:49:29下载
    积分:1
  • LATTICE_ASYNFIFO
    LATTICE FPGA FIFO 程序例程,工程详细,全部源代码上传 (LATTICE FPGA FIFO routine, detailed engineering, all source code uploaded)
    2013-09-09 11:10:01下载
    积分:1
  • mealy fsm 和moore fsm
    mealy fsm å’Œmoore fsm-mealy Fsm and moore Fsm
    2023-04-04 18:30:04下载
    积分:1
  • DC-DC
    /功 能:1.实现与CPLD的通信,从而控制PWM的占空比. 2.实现LCD显示相关信息. // 3.实现对键盘按键的判断和确定相应的操作. 4.实现对电压电流的检测. // 5.实现过载保护功能,电流过大时,切断PWM输出,当排除过流故障后,自动恢复供电 // 6.实现用PID算法跟踪电压,实现稳压输出(/ Function: 1. Achieve communication with the CPLD to control the PWM duty cycle. 2 LCD Display relevant information.// 3. Realize the keyboard keys judgment and determine the appropriate action. 4. Achieve the voltage and current Detection// 5. achieve overload protection, current is too large, cut off the PWM output, when excluding overcurrent fault, automatically restore power// 6. achieve tracking voltage with PID algorithm to achieve the regulated output)
    2013-05-23 16:28:30下载
    积分:1
  • pedometer
    本文设计了基于加速度传感器的计步器,并通过仿真以及实际调试得到了相应的结果的记录。本实验首先通过加速度传感器检测目标物体的运动,产生脉冲,将脉冲放大后经过施密特触发器整型为方波,并给出了方波的调试电路图。然后编写程序,利用D触发器检测方波的上升沿,当上升沿到来时,计数,并对十位、个位分别编码,然后由使能信号交替控制数码管输出结果。本文给出了仿真以及调试的程序、结果。(This article is designed pedometer-based acceleration sensor and the corresponding results recorded by simulation and debugging. The experiments by first acceleration sensor detects the movement of the target object, generates a pulse, the pulse amplification is a square wave after the Schmitt trigger integer, and gives the the debug circuit diagram of a square wave. Then write procedures, the use of the rising edge of the detection of the square wave of the D flip-flop, when the rising edge, the count, and ten bits are encoded, and then alternately by the enable signal output of the digital control. In this paper, a simulation and debugging procedures, results.)
    2013-03-13 08:58:22下载
    积分:1
  • 分频程序
    原理图和程序,都已经调试好了!可以直接使用!
    2022-01-22 07:46:55下载
    积分:1
  • 计算机体系结构手册上的Verilog HDL
    Computer Architecture Handbook on Verilog HDL
    2022-03-21 17:37:14下载
    积分:1
  • QuartusII brochure+ Chinese version of the manual is aimed at readers of Quartus...
    QuartusII简介手册+中文版 本手册针对的读者是 Quartus II 软件的初学者,它概述了可编程逻辑设计中 Quartus II 软件的功能。 不过,本手册并不是 Quartus II 软件的详尽参考手 册。 相反,本手册只是一本指导书,它解释软件的功能以及显示这些功能如 何帮助您进行 FPGA 和 CPLD 设计。-QuartusII brochure+ Chinese version of the manual is aimed at readers of Quartus II software for beginners, it provides an overview of programmable logic design in Quartus II software. However, this manual is not the Quartus II software, a detailed reference manual. Instead, this manual is a guide book, which explained the functions of the software and show how these features help you to FPGA and CPLD design.
    2022-07-12 19:32:51下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载