-
mux1
mux one hwich is teh best knwo progerma i n the workdl and ist is the
- 2010-01-25 22:13:37下载
- 积分:1
-
ISE_uart
自己在ISE下用VHDL写的UART,简单,易懂(in ISE using VHDL was the UART, simple, understandable)
- 2021-03-08 21:59:28下载
- 积分:1
-
VHDL子程序集,包括各种例程资料以及源码.
VHDL子程序集,包括各种例程资料以及源码.-VHDL subprogram, including a variety of routine information as well as the source.
- 2022-07-01 03:40:13下载
- 积分:1
-
GFverilog-hdl
伽罗华域的乘法器的设计,使用有限域设计乘法器(Galois field multiplier design, the use of finite field multiplier design)
- 2011-05-01 13:19:22下载
- 积分:1
-
bark_filter_banks
自写的巴克频带滤波器组代码,生成频带滤波器组。内涵debug:输出生成的滤波器(Barker band filter bank code that generates band filter bank. Connotation debug: output generated filter)
- 2013-08-26 13:55:18下载
- 积分:1
-
一个同步有限状态机(FSM)的设计是一个数字的共同任务…
Designing a synchronous finite state machine (FSM) is a common task for a digital
logic engineer. This paper discusses a variety of issues regarding FSM design using
Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
different methodologies are compared using real-world examples.
- 2022-01-26 02:12:10下载
- 积分:1
-
vbyuanma
示波器的源码,基于串行口的,(oscilloscope source code, based on the serial port,)
- 2007-04-18 19:11:22下载
- 积分:1
-
verilog8B10B
8b10b编码方式,verilog语言实现,有测试程序。能成功编码。没有环回验证,读者可自行编写环回验证测试程序。(8b10b encoding, verilog language, test procedures. Successful encoding. No loopback verification, readers can write your own loopback verification test procedures.)
- 2014-04-08 13:37:34下载
- 积分:1
-
Static RAM is a tube composed of MOS flip
静态RAM是由MOS管组成的触发器电路,每个触发器可以存放1位信息。只要不掉电,所储存的信息就不会丢失。因此,静态RAM工作稳定,不要外加刷新新电路,使用方便。但一般SRAM的每一个触发器是由6个晶体管组成,SRAM芯片的集成度不会太高,目前较常用的有6116(2K×8位),6264(8K×8位)和62256(32K×8位)。6264RAM有8192个存储单元,每个单元为8位字长。-Static RAM is a tube composed of MOS flip-flop circuit, each flip-flop can store one message. Long as it does not brown-out, the stored information will not be lost. Therefore, the static stability in the work RAM, do not refresh plus the new circuit and easy to use. But generally each SRAM trigger is composed of six transistors, SRAM chip integration will not be too high, there are currently more commonly used 6116 (2K × 8 bit), 6264 (8K × 8 bit) and 62256 (32K × 8 bits). 6264RAM have 8192 storage units, each for 8-bit word length.
- 2022-04-10 07:00:36下载
- 积分:1
-
Y312448.zip
基于VHDL的SDH专用芯片的TOP-DOWN设计,
内有全套源码以及图片,内容详尽,绝对真实可靠!(VHDL based on the SDH ASIC Design TOP-DOWN, which has a full set of source code, as well as pictures, and detailed, reliable and absolutely true!)
- 2008-05-12 19:21:03下载
- 积分:1