登录
首页 » Verilog » FPGA 分频器

FPGA 分频器

于 2022-02-27 发布 文件大小:2.35 MB
0 72
下载积分: 2 下载次数: 1

代码说明:

我以altera公司的 FPGA,型号是DE2 系列 软件的版本是quartusii  9.0  程序实现了2,4,6,8,分频,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • homework32
    说明:  这是32位移位寄存器,是用verilog编写的,能够实现从1到31位的左或右的移位(This is a 32-bit shift register, is prepared verilog, can be realized from the 1-31 shift left or right)
    2009-07-27 15:54:00下载
    积分:1
  • 通信协议FPGA
    说明:  本设计是基于FPGA的高速并行接口通信接口和协议设计,该设计使用的是8 位并行接口,通过配置FPGA的FIFO寄存器保证了在高速并行下的数据稳定性,在 最终的测试中,该协议能够稳定传输的速度为80Mbps。(This design is based on FPGA high-speed parallel interface communication interface and protocol design, the design uses 8 Bit parallel interface ensures the data stability under high-speed parallel by configuring the FIFO register of FPGA. In the final test, the protocol can stably transmit at 80 Mbps.)
    2020-12-11 11:39:19下载
    积分:1
  • new
    vivado2017.4下的串口通信的Verilog源码,一次传输8位,包括发送模块,接受模块,顶层模块(Verilog source code for serial communication under vivado 2017.4, which transmits 8 bits at a time, including sending module, receiving module and top module)
    2020-06-22 20:20:01下载
    积分:1
  • fpga_pc_software
    计算机组成原理课程实验使用软件,Thinpad教学机教学实验软件 实现mips代码到机器代码之间的转换 实现本机和FPGA板的通信,将机器代码送入 可在本机编写代码送入fpga板的sram中,fpga板的cpu会运行(Computer architecture course experiment using software, Thinpad teaching machine teaching experiment software mips code into machine code conversion for communication between the machine and the FPGA board can be fed into the machine code written in native code into the fpga board sram in, fpga board cpu runs)
    2014-06-15 18:10:11下载
    积分:1
  • sample_tcam.tar
    verilog RTL code for simple TCAM
    2014-06-25 15:50:08下载
    积分:1
  • xapp741
    说明:  该设计使用8个AXI视频直接存储器访问(AXI VDMA)引擎同时移动16个流(8个传输视频流和8个接收视频流),每个流以1920 x 1080像素格式以60赫兹刷新率移动,每个像素24个数据位。此设计还具有额外的视频等效AXI流量,该流量由为1080p视频模式配置的四个LogiCORE AXI流量发生器(ATG)核心生成。ATG核心根据其配置生成连续的AXI流量。在本设计中,ATG被配置成以1080p模式生成AXI4视频流量。这使得系统吞吐量需求达到DDR的80%左右带宽。每个AXI VDMA由LogiCORE IP测试模式生成器(AXI TPG)核心驱动。AXI VDMA配置为在自由运行模式下运行。每个AXI VDMA读取的数据被发送到能够将多个视频流多路复用或叠加到单个输出视频流的通用视频屏幕显示(AXI OSD)核心。AXI OSD核心的输出驱动板载高清媒体接口(HDMI技术)视频显示接口通过RGB到YCrCb颜色空间转换器核心和逻辑核心IP色度重采集器核心。LogiCore视频定时控制器(AXI VTC)生成所需的定时信号。(The design uses eight AXI video direct memory access (AXI VDMA) engines to simultaneously move 16 streams (eight transmit video streams and eight receive video streams), each in 1920 x 1080 pixel format at 60 Hz refresh rate, and 24 data bits per pixel. This design also has additional video equivalent AXI traffic generated from four LogiCORE AXI Traffic Generator(ATG) cores configured for 1080p video mode. The ATG core generates continuous AXI traffic based on its configuration. In this design, ATG is configured to generate AXI4 video traffic in 1080p mode. This pushes the system throughput requirement to approximately 80% of DDR bandwidth. Each AXI VDMA is driven from a LogiCORE IP Test Pattern Generator (AXI TPG)core. AXI VDMA is configured to operate in free running mode. Data read by each AXI VDMA is sent to a common Video On-Screen Display (AXI OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream.)
    2020-05-08 18:03:59下载
    积分:1
  • leading-zero
    对于32位寄存器前导零个数的计数,一个简单的程序(32 registers a leading zero number of counts, a simple procedure)
    2012-06-05 16:41:11下载
    积分:1
  • z_max_spwm
    Z源逆变器简单升压模拟仿真。调制方式为SPWM,通过设置三角波幅值和比较电压,即可调节输出电压。(Z-source inverter simple step-up simulation. Modulation mode SPWM, by setting the the triangle amplitude and the comparison voltage to regulate the output voltage.)
    2020-11-02 19:09:53下载
    积分:1
  • can总线
    说明:  SJA1000的ip核和相关测试脚本,OPENCORES 下载(SJA1000 IP downloads from opencores)
    2019-11-15 10:07:14下载
    积分:1
  • FPGA
    Verilog学习例程EP2C5,内有跑马灯等18个程序(Verilog learning routines EP2C5, marquees and other 18 programs)
    2020-12-06 22:29:21下载
    积分:1
  • 696518资源总数
  • 104662会员总数
  • 21今日下载