登录
首页 » Verilog » FPGA 分频器

FPGA 分频器

于 2022-02-27 发布 文件大小:2.35 MB
0 54
下载积分: 2 下载次数: 1

代码说明:

我以altera公司的 FPGA,型号是DE2 系列 软件的版本是quartusii  9.0  程序实现了2,4,6,8,分频,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • project_comfinal
    it can add two numbers and shows the answer
    2019-05-28 19:16:02下载
    积分:1
  • VHDLquartusmodelsim
    内容有VHDL语法总结及相应的实例应用,每个程序我都亲自试过,特别适合初学VHDL的同学们。常用的程序有 设计一个M序列发生器,M序列为“11110101”、 设计一个彩灯控制器,彩灯共有16个,每次顺序点亮相邻的四个彩灯,如此循环执行,循环的方向可以控制。设计一个跑马灯控制器。一共有8个彩灯,编号为LED0~LED7,点亮方式为:先从左往右顺序点亮,然后从右往左,如此循环往复等等。这些都是我在考试前熬夜总结的,很有用。如果配合开发板用的话,那就更好了 ( VHDL syntax summary content and the appropriate application instance, every program I have personally tried, especially for students of beginner VHDL. Common program has designed a sequence generator M, the M series is 11110101 , a lantern controller design, a total of 16 lights, each sequence of four adjacent lights lit, so the cycle execution cycle direction can be controlled. Marquee design a controller. A total of eight lights, numbered LED0 ~ LED7, the lighting way: first left to right order of light, and then right to left, so the cycle and so on. These are all I stay up all night before the exam summary, very useful. When combined with the development board, then so much the better )
    2016-05-15 14:51:51下载
    积分:1
  • dspafpga
    dsp与fpga通信的verilog程序,强烈推荐欢迎参考(dsp and fpga verilog communication program, it is strongly recommended to welcome reference)
    2020-12-04 15:59:23下载
    积分:1
  • the_last
    VHDL语言实现两个人掷骰子游戏,最多6次,大者胜则结束游戏并在点阵上显示,一直平手则一直进行直到达到6次。(Achieving the dice game between two people by using VHDL language.The maximum number of times is 6.The game will over when there is a biger one in one time,otherwise,the game will continue until the time of the game is up to 6.)
    2021-01-21 12:18:42下载
    积分:1
  • 16bit multiplier
    Verilog code to implment the 16 bits logic multiplier. The output is also 16bits including the document to describe the implement in detail .
    2022-01-28 09:21:47下载
    积分:1
  • netlist
    vhdl program of matlab file converted to vhdl
    2015-02-06 21:21:13下载
    积分:1
  • USB转RS232
    USB转RS232RSTTLRS485FT232+SP213串口的原理图AD画的(USB to RS232RSTTLRS485FT232+SP213 serial port schematic AD drawing)
    2020-07-01 04:20:02下载
    积分:1
  • oc i2c master
    NIOSII I2C接口模块及驱动程序,并含有测试程序。对想开发NIOS的工程师很有帮助(NIOSII I2C interface module and driver, and contains the test procedures. NIOS of engineers want to develop useful)
    2007-08-20 19:37:02下载
    积分:1
  • FPGA 的VGA 显示实验
    这是一个原创的VGA接口的代代码。是可以实验在电脑显示器上显示一副一定大小的图片。完全实现了FPGA和电脑显示器的同信了。代码设计风格是原创的。
    2022-01-25 17:12:51下载
    积分:1
  • last
    verilog,FPGA的TDC电路设计(verilog ,TDC base on FPGA)
    2021-01-04 18:48:54下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载