登录
首页 » VHDL » This document gives the code for programming a CC2500 transceiver using Altera S...

This document gives the code for programming a CC2500 transceiver using Altera S...

于 2022-02-26 发布 文件大小:7.35 kB
0 124
下载积分: 2 下载次数: 1

代码说明:

This document gives the code for programming a CC2500 transceiver using Altera Stratix FPGA. The FPGA and CC2500 are connected through SPI mode with the FPGA as the master and CC2500 as the slave.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!
    基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!-xinlinx and they simply based on the small game and ideally the VHDL process, and I hope to help you!
    2022-03-13 03:44:13下载
    积分:1
  • Convolution
    卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
    2017-10-14 19:46:22下载
    积分:1
  • VHDL语言的cookbook,能够使你更快的学会使用VHdL
    VHDL语言的cookbook,能够使你更快的学会使用VHdL-cookbook
    2022-01-26 00:47:39下载
    积分:1
  • PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过...
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过。编译器synplicty.Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), the digital technology in the field of communications is widely used, the cases described in VHDL as a PLL reference source has been tuned. Compiler synplicty.Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the data locked up and the descending; Top-level document is PLL.GDF
    2022-02-01 22:27:36下载
    积分:1
  • dividefrequency
    如何用VHDL语言对时钟进行分频以达到计数目的(how to achive counting by VHDL Language)
    2009-02-13 15:45:38下载
    积分:1
  • fpga(CAN)
    fpga实现CAN总线控制器源码,每个项目都有说明文件,介绍使用方法。(fpga CAN Bus Controller source, each with explanatory documents on the use of methods.)
    2020-11-26 15:09:31下载
    积分:1
  • 用VHDL编写的4、7、40、64、84计数器,可将程序中的具体数字设成任意值。...
    用VHDL编写的4、7、40、64、84计数器,可将程序中的具体数字设成任意值。-Using VHDL written 4,7,40,64,84 counter, you can program specific figures set to any value.
    2023-02-12 05:30:04下载
    积分:1
  • sdram_epm570_uart
    基于CPLD芯片EPM570的verilog hdl串口程序(the UART verilog hdl code based on CPLD chip-- EPM570)
    2014-06-03 20:27:45下载
    积分:1
  • 应用VHDL语言将高稳晶振分频得到1pps,使用GPS的1pps信号作为触发...
    应用VHDL语言将高稳晶振分频得到1pps,使用GPS的1pps信号作为触发-Application of VHDL language high stability crystal oscillator frequency to be 1pps, the use of GPS signals as a trigger of 1pps
    2022-05-12 21:39:28下载
    积分:1
  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载