登录
首页 » VHDL » I downloaded off the Internet and debug off, and the full realization of NIOS un...

I downloaded off the Internet and debug off, and the full realization of NIOS un...

于 2022-02-26 发布 文件大小:18.62 MB
0 57
下载积分: 2 下载次数: 1

代码说明:

本人上网下载下来并调试过的,完全实现NIOS 下对SD卡读写及包括FAT16文件系统的实现,使用的是QT8.1,FPGA里实现,里面有详细接线图,是完整的一个工程,在EP2C20Q240C8里调试成功-I downloaded off the Internet and debug off, and the full realization of NIOS under the SD card reader and includes FAT16 file system implementation, using QT8.1, FPGA years to achieve, which detailed wiring diagram, is a complete one project in EP2C20Q240C8 debug in the success of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl
    说明:  这个事VHDL基础知识,内面主要内容是编码器的插V过程,值得下载学习!(it is really useful for those who never touch it!)
    2010-04-16 13:57:35下载
    积分:1
  • axi_lite_user
    axi_lite_user官方样例,精简功能,适用于zynq系列axi总线(Axi_lite_user official sample, streamline function, apply to zynq series Axi bus)
    2017-07-24 16:43:22下载
    积分:1
  • verilog
    《数字信号处理的FPGA实现(第三版)》作者:U.Meyer-Baese 的配套源码,基于quartus9.0编写,使用的cyclone ii。其中包含FIR IIR FFT等算法的实现,对学习图像处理很有帮助。( FPGA digital signal processing (third edition) Author: U.Meyer-Baese The matching source, based on quartus9.0 preparation, the use of cyclone ii. Which includes FIR IIR FFT algorithm such as the realization of learning to image processing helpful.)
    2016-12-21 10:14:26下载
    积分:1
  • time_frequency_analysis
    一种合并频率的方法对时频分析及其有用所以才上传(a fast combination)
    2013-12-04 10:13:24下载
    积分:1
  • Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!...
    Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!
    2022-03-18 22:36:54下载
    积分:1
  • tdc
    time to digital convertor
    2011-09-22 16:25:50下载
    积分:1
  • FFT
    FFT with fix point 2*N
    2013-10-06 15:38:38下载
    积分:1
  • MyPCICard
    是用于pci开发的核,可以将硬件的信息映射到然间上来 节省出开发人员用于了解硬件的时间 (Pci developed for nuclear, hardware information can be mapped to the inter-ran up to save the developers time to understand the hardware)
    2008-08-10 19:49:03下载
    积分:1
  • Verilog HDL 频率可调的任意波形发生器
    Verilog HDL数字系统设计项目,频率可调的任意波形发生器,可以输出正弦波、方波、三角波和反三角四种波形(Verilog HDL digital system design projects, adjustable frequency arbitrary waveform generator can output sine wave, square wave, triangle wave and the anti-triangular four waveform)
    2011-05-08 03:21:34下载
    积分:1
  • Verilog liushuideng shanshuodeng乘虚
    verilog实现闪烁灯和流水灯dechengxu-verilog liushuideng shanshuodeng chengxu
    2022-06-18 10:08:00下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载