登录
首页 » VHDL » 奇数奇偶校验器使用VHDL的有限状态机

奇数奇偶校验器使用VHDL的有限状态机

于 2022-02-24 发布 文件大小:563.00 B
0 45
下载积分: 2 下载次数: 1

代码说明:

An odd parity checker as an FSM using VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 电子密码锁
    电子密码锁-Electronic Code Lock
    2022-09-25 17:35:03下载
    积分:1
  • Arinc429
    一个简单的429协议实现的VHDL语言代码,具备基本的429数据字的收发功能,并且仿真通过,效果一般。(A simple 429 protocol to realize the VHDL language code, with basic data words of 429 transceiver functions, and through simulation, the effect of general.)
    2021-04-20 14:48:51下载
    积分:1
  • cloc
    时钟在单片机中的应用,用于控制中断及显示程序(Clock in the MCU application, used to control interrupt and display program)
    2013-06-04 15:27:35下载
    积分:1
  • this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100...
    this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-07-15 18:56:36下载
    积分:1
  • VHDL example, there are nearly a hundred examples, can be carried out in quartur...
    VHDL实例,有近百个实例,都是可以在quarturs 上进行仿真的,大部分都可以通过,对初学者是一非常不错的-VHDL example, there are nearly a hundred examples, can be carried out in quarturs simulation, most of them can pass, for beginners is a very good
    2022-04-16 23:40:20下载
    积分:1
  • vga_core
    Code VHDL for control VGA FPGA: Xilinx, Altera
    2012-09-09 10:54:28下载
    积分:1
  • 4jieshuzilboqi
    四阶数字滤波器 用不同的算法设计数字滤波器,并且有详细的是用方法(Fourth-order digital filter design with a different digital filter algorithms and a detailed method is)
    2011-04-25 18:18:16下载
    积分:1
  • lagrange
    对原信号进行拉格朗日插值运算,实现信号重采样(The original signal Lagrange interpolation operation, to achieve signal resampling)
    2013-11-02 14:55:10下载
    积分:1
  • classdiagramnew
    class diagram diagram for AIRS
    2015-06-10 22:44:10下载
    积分:1
  • FPGA-timing-constraints
    基于Verilog的FPGA设计时序分析约束详细解释与使用方法(FPGA timing constraints)
    2017-04-24 09:54:35下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载