登录
首页 » VHDL » 这是个vhdl编写的16bit的加减法器

这是个vhdl编写的16bit的加减法器

于 2022-02-15 发布 文件大小:1.48 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

这是个vhdl编写的16bit的加减法器-This is vhdl prepared by the modified instruments used in the 16bit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl学习程序
    vhdl学习基本编写程序,关于温度的读取和显示,vhdl学习基本编写程序,关于温度的读取和显示,vhdl学习基本编写程序,关于温度的读取和显示
    2022-02-03 11:27:12下载
    积分:1
  • 16x2液晶显示驱动设计的FPGA。
    16X2液晶显示屏的FPGA显示驱动设计。-16x2 LCD display driver design of the FPGA.
    2022-02-27 02:16:22下载
    积分:1
  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • Verilog
    Verilog经典教程,很好的学习Verilog的书籍,对学习硬件编程很有帮助。(Verilog classic handbook, good learning Verilog books, to learn hardware programming helpful.)
    2013-08-19 11:02:51下载
    积分:1
  • 3g-sdi
    3g-sdi驱动器,用于全高清视频FPGA解决方案(3g-sdi driver)
    2013-08-06 21:59:37下载
    积分:1
  • DC motor controller is excellent VHDL source code can be sown in simulation tool...
    直流电机控制器,属于精品vhdl源码,可在eda仿真工具上仿真实现-DC motor controller is excellent VHDL source code can be sown in simulation tools Simulation
    2022-09-13 06:40:03下载
    积分:1
  • verilog
    关于USB开发的verilog开发程序,非常的全面,学习FPGA开发时用得着。(About USB development verilog development process, very comprehensive, learning FPGA development time worthwhile.)
    2013-12-26 18:29:35下载
    积分:1
  • color_bar
    彩条产生程序。。。。720p需添加74.25M时钟(colorbar generation. need 74.25mhz clock if 720p gen)
    2020-06-22 06:20:01下载
    积分:1
  • EDA
    Quatus下用Verilog语言编写的双向交通灯控制系统,内含程序及波形图,注释详细,课程设计(Verilog language Quatus two-way traffic light control system, containing program and waveforms, detailed annotations, curriculum design)
    2021-01-09 12:58:51下载
    积分:1
  • verilog
    一些简单的Verilog代码,小例程,比如求平均值、七段数码管等等(Some simple Verilog code, small routines, such as averaging, seven digital tubes and so on)
    2016-12-12 10:02:20下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载