登录
首页 » VHDL » 基于VHDL的I2C程序0004,很不错的论文及程序,,大家快下啊

基于VHDL的I2C程序0004,很不错的论文及程序,,大家快下啊

于 2022-02-13 发布 文件大小:3.82 kB
0 65
下载积分: 2 下载次数: 1

代码说明:

基于VHDL的I2C程序0004,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0004, a very good paper and procedures, we quickly under ah

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bubblesort1024ram
    说明:  快速冒泡排序基于FPGA实现,有测试文件以及设计图,实现1024*32位数序的多数排序,突破传统是的REG类型少数排序,利用RAM,针对RAM中的无序数的地址调换,达到排序目的,仅供学习交流(Rapid bubble sort based on FPGA, there are test documents and design drawings to achieve 1024* 32-digit sequence of the majority of sorting, breaking tradition is a REG types of minority sorting, the use of RAM, the disorder for the RAM address of the number of exchange, to sort purpose, only to learn the exchange of.)
    2010-03-24 15:19:50下载
    积分:1
  • CME3000FPGADevelopment-
    针对京微雅阁的CME300 FPGA教程,里面有几个例程,并附有源代码,初学者可尽快入门。(For Beijing micro Accord CME300 FPGA tutorial, there are a few routines, with source code, beginners can start as soon as possible.)
    2013-08-19 18:01:21下载
    积分:1
  • fpga clock design, the information is better, for your reference, non
    fpga clock 设计,资料较好,供大家参考,非商用目的哦-fpga clock design, the information is better, for your reference, non-commercial purposes Oh
    2022-10-20 15:50:02下载
    积分:1
  • VGAzifuxianshi
    用VERILOG编写的VGA字符显示,可以在电脑屏幕上显示字符,已通过测试(Prepared with the VERILOG VGA character display, can display characters on a computer screen, has been tested)
    2011-01-01 14:50:47下载
    积分:1
  • 万能频率器,可以修改其中的参数,可是实现任意的分频!很方便!...
    万能频率器,可以修改其中的参数,可是实现任意的分频!很方便!-Universal frequency, you can modify one of the parameters, but any implementation of the sub-band! Very convenient!
    2022-01-26 04:43:16下载
    积分:1
  • costas
    costas的verilog程序,包含乘法器,DDS,鉴相器,环路滤波器等模块(costas the verilog program, including multipliers, DDS, phase detector, loop filter modules)
    2011-08-19 10:20:53下载
    积分:1
  • 这是我自己编写的三分频,也就是奇数分频,占空比为1:1,当然如果需要其它奇数分频,只要将程序里面的N和counter修改即可...
    这是我自己编写的三分频,也就是奇数分频,占空比为1:1,当然如果需要其它奇数分频,只要将程序里面的N和counter修改即可-This was my third prepared by the frequency, which is odd hours, frequency and duty ratio of 1:1. Of course, if the needs of other odd hours, frequency, as long as the proceedings inside the N and counter can be amended
    2022-10-27 10:05:04下载
    积分:1
  • relay_test
    Simple relay trigger
    2015-01-28 12:16:35下载
    积分:1
  • dianti
    6层电梯设计,采用vhdl编写,能够实验电梯功能(6-story elevator design, using vhdl prepared, able to lift function experiments)
    2014-04-06 11:41:34下载
    积分:1
  • src
    yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)
    2021-01-20 14:38:41下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载