登录
首页 » Verilog » 基于FPGA的QPSK调制解调

基于FPGA的QPSK调制解调

于 2022-02-12 发布 文件大小:4.44 MB
0 56
下载积分: 2 下载次数: 2

代码说明:

基于FPGA的QPSK调制解调,正交调制输出,解调包括NCO,载波同步,定时同步。modelsim仿真实测通过。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ENDAT2.2-Code
    海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
    2021-04-26 11:18:45下载
    积分:1
  • ROM
    4 bit ROM for Quartus
    2009-09-14 08:45:22下载
    积分:1
  • 基于FPGA的彩色符号设计
    a、设计可显示横彩条和纵彩条的VGA彩条信号; b、设计可显示英语字母的VGA彩条信号; c、设计可显示移动彩色斑点的VGA彩条信号; d、设计可实现手动切换a、b、c三个功能.(The design can display VGA color color and color of the longitudinal cross signal. The design can display the VGA color signal of the English alphabet. The design can display the VGA color signal of mobile color spots.)
    2020-11-09 16:29:46下载
    积分:1
  • Zedboard
    上传的是基于Xilinx的新出的开发板Zedboard的一个简单的知道文档,希望对有关同学有所帮助。(Uploaded a simple know the document based on Xilinx' s new development board Zedboard the hope that some of the students to help.)
    2012-12-17 15:48:11下载
    积分:1
  • CfgDDS_9910
    dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
    2015-04-21 22:03:50下载
    积分:1
  • AD转换
    FPGA为altera的EP4CE10F17C8,AD芯片为TLC519,验证成功,可以进行小电压数模转换
    2022-07-27 18:29:40下载
    积分:1
  • mypro_synfifo
    基于IP核RAM的同步fifo设计,工程使用Xilinx的开发软件ISE(RAM-based synchronization fifo IP core design, engineering, software development using Xilinx ISE)
    2020-09-22 01:27:56下载
    积分:1
  • 11bit_Barker_code
    设计11位巴克码序列峰值检测器,巴克码相关器原理:巴克码相关器能够检测巴克码序列峰值,并且能够在1bits错误情况下检测巴克码序列峰值。(A 11-bit Barker code sequence peak detector is designed. The principle of Barker code correlator is that the Barker code correlator can detect the peak value of Barker code sequence and detect the peak value of Barker code sequence in the case of 1 bits error.)
    2020-06-21 14:00:01下载
    积分:1
  • 人脸识别(3D)
    基于高清视频的3D人脸识别源代码,四万多行,经过FPGA实际验证,最近调试完毕。(The source code of 3D face recognition based on HD video, more than 40,000 lines, has been verified by the actual FPGA, and has been debugged recently.)
    2019-07-01 16:22:46下载
    积分:1
  • FPGA实现以太网通信,TCP,UDP
    通过调用三速以太网IP核,上层实现ARP,TCP,UDP协议,以太网芯片是88E1111,绝对可用,支持千兆以太网,GMII接口。
    2022-07-20 05:06:04下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载