登录
首页 » VHDL » 基于EDA技术的数字密码锁源程序代码,大学实训用的着

基于EDA技术的数字密码锁源程序代码,大学实训用的着

于 2022-02-12 发布 文件大小:6.92 kB
0 75
下载积分: 2 下载次数: 3

代码说明:

基于EDA技术的数字密码锁源程序代码,大学实训用的着-EDA-based Digital code lock source code, used by the University Training

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pipline_lms_and_rls_verilog
    流水线LMS,和RLS算法的Verilog代码,用于自适应信号处理的FPGA实现。(The Verilog code about fir_pipline_lms and fir_rls. They commonly used in adaptive signal processing in FPGA platform.)
    2021-05-06 20:58:37下载
    积分:1
  • VHDL_count 从 0 到 9 4 7 段 LED 显示器 (đếm 0 đến 9 hiển 施耐 4 带领 7 đoạn)
    VHDL_count 从 0 到 9 4 7 段 LED 显示器 (đếm 0 đến 9 hiển 施耐 4 带领 7 đoạn)
    2022-01-20 23:11:51下载
    积分:1
  • Digital_filterin_code
    MATLAB辅助设计数字滤波器源代码,QUATUS II 实现!(MATLAB-aided design of digital filter source code, QUATUS II implementation!)
    2009-03-31 13:19:42下载
    积分:1
  • TMDXEVM6678L_EVM_A101-1_GBR
    TMS320C6678 EVM TMS320C6678 EVM GOOD(TMS320C6678 EVM GOOD TMS320C6678 EVM GOOD)
    2013-08-15 08:50:26下载
    积分:1
  • DAC5578_I2C
    说明:  TI公司的DAC5578驱动程序,经测试过的,CSDN资源分享(DAC5578 Driver of TI Company Tested and CSDN Resource Sharing)
    2020-06-18 21:40:01下载
    积分:1
  • VHDL Digital Full ADDER Logic Program
    2022-08-03 08:35:11下载
    积分:1
  • 用VHDL源PS2鼠标实现
    用vhdl实现ps2鼠标的源程序-achieved using VHDL source ps2 mouse
    2022-01-28 20:28:25下载
    积分:1
  • updown
    VHDL Programmes -2 for dumping on FPGA
    2014-02-12 00:22:46下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    说明:  ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • adaptive
    这是基于MATLAB编程实现自适应滤波器,并在XILINX的FPGA上硬件可实现的模型文件(This is based on the MATLAB programming adaptive filter, and the XILINX' s FPGA hardware can be a model document)
    2009-06-24 13:26:32下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载