登录
首页 » VHDL » USB+FPGA电路设计原理图,实际的电路板运行正常,很有参考意义。...

USB+FPGA电路设计原理图,实际的电路板运行正常,很有参考意义。...

于 2022-02-06 发布 文件大小:35.89 kB
0 100
下载积分: 2 下载次数: 1

代码说明:

USB+FPGA电路设计原理图,实际的电路板运行正常,很有参考意义。-usb_sch

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • 此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现. 将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;...
    此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现. 将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;另一个接收像素位置信息,并输出颜色信号。这样便于进行图形修改,同时也容易实现- This design uses Verilog the HDL hardware language design, realizes on the palm space development board Divides into two stature modules the entire electric circuit, provides the synchronized signal (H_SYNC and V_SYNC) and the picture element positional information; Another receive picture element positional information, and output color signal. Like this is advantageous for carries on the graph to revise, simultaneously is also easy to realize
    2022-04-07 13:58:38下载
    积分:1
  • ran_num_generator.tar
    vhdl random numbergenerater
    2013-04-10 16:31:28下载
    积分:1
  • PN_GEN
    说明:  一个PN序列发生器,大M序列,供参考学习,(A PN sequence generator, the M series, for reference study,)
    2008-10-20 13:46:45下载
    积分:1
  • system
    清华大学电子课程设计:Verilog,QuartusII可正确运行,可下载到FPGA上,完成远程通信的整体任务,PC发数据,键盘输入运算符与运算数计算将结果显示在数码管上并返回给PC机,需异步串口调试软件(Verilog, QuartusII run correctly, can be downloaded to the FPGA, to complete the overall task of remote communication, PC send data, keyboard operators and operands calculation displays the results in digital tube and returned to the PC, to be asynchronous serial debugging software)
    2020-08-16 23:38:25下载
    积分:1
  • 使用硬件描述语言(VHDL)的实现或门
    entity or1 is(a,b:in std_logic;y:out std_logic);architecture dataflow of or1 isbeginy
    2022-03-11 13:09:15下载
    积分:1
  • simple_cpu
    初学cpu结构的很好的verilog代码的示例,适合初学者(novice cpu structure of the good verilog code examples for beginners)
    2007-03-03 01:05:16下载
    积分:1
  • VHDL 编写的RAM例子
    VHDL 编写的RAM例子-RAM prepared VHDL example
    2023-03-23 05:20:03下载
    积分:1
  • VGA显示彩色图像,VHDL,Quartus
    vga显示彩色图像ip,alter开发板-vga display color image,vhdl,quartus
    2022-09-20 17:40:02下载
    积分:1
  • my
    说明:  64位数据的CRC-32校验的,Verilog实现,算法并行优化(64-bit data CRC-32 checksum, Verilog implementation of a parallel optimization algorithm)
    2011-09-17 19:36:16下载
    积分:1
  • Project7_5
    说明:  基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
    2020-06-18 04:00:01下载
    积分:1
  • 696518资源总数
  • 105386会员总数
  • 9今日下载