登录
首页 » VHDL » 基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!

基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!

于 2022-02-05 发布 文件大小:960.06 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!-VHDL program for USB port based fpga and xinlinx ise, wish help for you!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 09image_generation
    code qui affiche une image sur ecran vga
    2013-05-09 21:21:10下载
    积分:1
  • c_xapp260
    xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案,同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用(从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口)设计完整的存储器接口解决方案。(The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing Warfare and Xilinx solutions, but also explains how to use Xilinx Software tools and hardware-proven reference designs to be for your own With (from low-cost DDR SDRAM applications to such as 667 Mb/s This higher performance DDR2 SDRAM interface) design a complete deposit Storage device interface solution.)
    2009-11-03 10:01:20下载
    积分:1
  • buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...
    buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键-buffer_display is 4X4KEYPAD output module. It showed six consecutive Press
    2022-12-12 05:35:03下载
    积分:1
  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • Read_SPI_ADC
    This VHDL code takes a clock, reset, Capture_EN and SPI data LT2315 ADC and generates SPI_CLK and SPI_nCS of it and reads 12-bit serial data ADC and returns 12-bit parallel data.
    2015-10-13 14:43:13下载
    积分:1
  • CodedLOCK
    基于FPGA的电子密码锁设计与实现,语言是VHDL语言,有注释(FPGA-based design and implementation of electronic locks, language is VHDL language, annotated)
    2013-08-27 21:37:06下载
    积分:1
  • 详细介绍modelsim的使用方法,详细的介绍modelsim使用方法
    详细介绍modelsim的使用方法,详细的介绍modelsim使用方法-Details on the use of ModelSim, ModelSim detail using the method
    2023-01-21 22:25:05下载
    积分:1
  • Muliplexer
    说明:  Multiplexer 4 to 1 on Modelsim
    2020-10-14 13:56:09下载
    积分:1
  • 这是关于赢vhdl语言变得信号采集卡,很有实用性,大家可以来看看的。...
    这是关于赢vhdl语言变得信号采集卡,很有实用性,大家可以来看看的。-This is about winning VHDL language has become signal acquisition card, is very practical, we can take a look at the.
    2022-08-10 10:21:25下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载