登录
首页 » VHDL » m序列在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过...

m序列在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过...

于 2022-02-02 发布 文件大小:5.55 kB
0 63
下载积分: 2 下载次数: 1

代码说明:

m序列在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过-m sequence in dspbuilder under VHDL source code and test incentives document matl ab model, the simulation under through modelsim

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TOFED_Dataflow
    Take its complement by applying DeMorgan’s theorem to obtain F in the form of product of complemented products.
    2014-11-08 06:56:35下载
    积分:1
  • FPGA-implementation
    重点介绍了双线性插值算法和该方法的F P GA硬件实现 方法, 包括图像数据缓冲单元、 插值系数生成单元以及插值计算单元等。(Highlights the bilinear interpolation algorithm and the method of F P GA hardware The method includes an image data buffer unit, the interpolation coefficient generating unit and an interpolation computing unit and the like.)
    2021-05-14 18:30:02下载
    积分:1
  • 此程序用通过PFGA用VHDL语言实现了傅立叶变换,希望对大家有用...
    此程序用通过PFGA用VHDL语言实现了傅立叶变换,希望对大家有用
    2022-06-25 23:29:26下载
    积分:1
  • maxplus2 VHDL development environment for the preparation of the keyboard proced...
    maxplus2为开发环境 vhdl编写的 键盘 程序-maxplus2 VHDL development environment for the preparation of the keyboard procedures
    2022-02-14 21:32:29下载
    积分:1
  • cc
    说明:  CC217编程序,verilog实现,串行输入串行输出(CC 217 program, to achieve Verilog, serial input serial output)
    2014-11-29 15:27:30下载
    积分:1
  • spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换...
    spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换-spi transfer i2s the verilog program, fpga is the total module, spi, and i2s is the sub-module, shiftreg is to convert
    2022-02-13 16:18:27下载
    积分:1
  • C6747_test
    tms320c6747的测试程序 。用于dsp各个模块的测试,很好的例子(dsp tms320c6747)
    2015-01-18 15:20:33下载
    积分:1
  • Shift_reg
    一个简单移位寄存器代码,verilog HDL编写(a simple shift register example,write with verilog HDL)
    2012-03-26 21:36:01下载
    积分:1
  • Digital-Electronic-Technology
    这本书介绍了数字应用的底层电路设计的理论及实验程序,非常有用,是一本很好的工具书。(This book describes the application of the underlying digital circuit design theory and experimental procedures, very useful, is a good tool.)
    2014-04-11 17:43:21下载
    积分:1
  • XILINXCPLD combine the simulation RS232 communication Verilog source
    结合XILINXCPLD所做的模拟RS232通信verilog源程序-XILINXCPLD combine the simulation RS232 communication Verilog source
    2022-01-28 06:03:56下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载