登录
首页 » Project Design » This is an FPGA

This is an FPGA

于 2022-01-31 发布 文件大小:659.82 kB
0 99
下载积分: 2 下载次数: 1

代码说明:

这是一个基于FPGA的频率计和相位计的设计方案-This is an FPGA-based Cymometer and design phase of the program

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • This is a single
    这个是一个单片机开发和电子设计的文档,用于模拟与数字转换的资料。-This is a single-chip development and electronic design documents for the conversion analog and digital information.
    2023-04-17 13:25:06下载
    积分:1
  • GRUB三步通,详细讲解其工作过程原理分析
    GRUB三步通,详细讲解其工作过程原理分析-GRUB pass three-step detail the course of their work on the principle of analysis
    2022-03-25 04:24:38下载
    积分:1
  • 1. Completed/min/sec display and correctly followed by counting, using six digit...
    1. 完成时/分/秒的依次显示并正确计数,利用六位数码管显示; 2. 时/分/秒各段个位满10正确进位,秒/分能做到满60向前进位,有系统时间清零功能; 3. 定时器:实现整点报时,通过扬声器发出高低报时声音; 4. 时间设置,也就是手动调时功能:当认为时钟不准确时,可以分别对分/时钟进行调整; 5. 闹钟:实现分/时闹钟设置,在时钟到达设定时间时通过扬声器响铃。有静音模式。 -1. Completed/min/sec display and correctly followed by counting, using six digital tube display 2. When/min/sec in the paragraphs of the correct 10-bit binary full, s/sub can do to advance the age of 60-bit, systematic function of the time cleared 3. timers: realize the whole point of time, by the time the level of sound from loudspeakers 4. time settings, which is manually adjusted when the function: When the clock does not consider accurate, they can respectively sub/clock adjustments 5. alarm clock: the realization of sub-/ when the alarm clock settings, settings in the clock arrival time ringing through the loudspeakers. There are silent mode.
    2023-02-10 00:20:03下载
    积分:1
  • 描述了用CoolRunner CPLD实现mp3 player的一种方法,值得学习
    描述了用CoolRunner CPLD实现mp3 player的一种方法,值得学习-Describes the CoolRunner CPLD with mp3 player realize a method, it is worth learning
    2023-05-08 21:40:03下载
    积分:1
  • Sichuan University, Downing nine computer courseware, PPT, very useful, please b...
    四川大学唐宁九的计算机课件,PPT,很有用,请初学者学习。-Sichuan University, Downing nine computer courseware, PPT, very useful, please beginners to learn.
    2022-12-04 05:50:02下载
    积分:1
  • GDF4.0格式标准,欧洲空间导航数据格式标准规范
    GDF4.0格式标准,欧洲空间导航数据格式标准规范-GDF4.0 format standards, the European space-based navigation data format standards
    2022-05-21 13:20:42下载
    积分:1
  • 本文讲述了如何利用UDA1341进行音频信号的编解码。
    本文讲述了如何利用UDA1341进行音频信号的编解码。-This paper explains how to use UDA1341 Audio signal for the codec.
    2022-11-13 22:45:04下载
    积分:1
  • 1, 实验题目,和实验基本要求 • • • • • • • • • &...
    1, 实验题目,和实验基本要求 • • • • • • • • • • • • • • • • • • • • 2, Quartus Ⅱ的运行环境及DE2实验板简介• • • • • • 3, 电路图和线路图,电路工作原理,系统框图• • • • • • • 4, 操作过程 :建工程、编译、仿真 、下载运行• • • • • 5, 收获及心得体会,主要遇到的问题及解决过程• • • • • -1, the experimental subject, and the basic requirements of the experiment • • • • • • • • • • • • • • • • • • • • 2, Quartus Ⅱ operating environment and DE2 board Introduction • • • • • • 3, circuit diagram and the circuit diagram, working principle of the circuit, the system block diagram • • • • • • • 4, the operation process: building works, the compiler, s
    2023-03-17 21:15:03下载
    积分:1
  • 中国电信 东北9省 客服系统E_R设计
    中国电信 东北9省 客服系统E_R设计-northeast China Telecom nine provinces customer service system design E_R
    2022-03-12 03:37:52下载
    积分:1
  • 学习brew开发的最基本东西希望对大家有帮助
    学习brew开发的最基本东西希望对大家有帮助-Brew developed by learning the most basic things everyone would like to have help
    2023-05-12 09:30:04下载
    积分:1
  • 696518资源总数
  • 105327会员总数
  • 16今日下载