登录
首页 » VHDL » FPGA

FPGA

于 2022-01-26 发布 文件大小:5.24 kB
0 174
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的频率相位可调DDS信号发生器-FPGA-based phase adjustable frequency DDS signal generator

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog-digital-system-design-
    verilog数字系统设计,一本很好的verilog学习的书籍,很适合初学者(verilog digital system design, a good verilog learning books, it is suitable for beginners)
    2021-01-10 20:28:50下载
    积分:1
  • verilog 写的 “梁祝”乐曲演奏电路
    verilog 写的 “梁祝”乐曲演奏电路-verilog wrote " The Butterfly Lovers" music concert circuit
    2022-02-03 08:31:54下载
    积分:1
  • sine_cordic
    generate sine wave. Inputs : Amplitude, phasein, frequency
    2013-07-22 10:25:41下载
    积分:1
  • 61EDA_B79
    书名:LDPC原理与应用。是国内第一本介绍用LDPC编、译码基本原理及应用技术的一本书。对用 vhdl 或verilog实现硬件编程LDPC的人开发无线通信是很好的资料(Title: LDPC Principles and Applications. Is the first book describes using LDPC Encoding and Decoding the basic principles and application of technology, a book. Right to use vhdl or verilog hardware programming LDPC people to achieve development of wireless communications is a very good information)
    2009-10-30 10:36:35下载
    积分:1
  • ug835-vivado-tcl-commands
    说明:  Vivado是Xilinx最新的FPGA设计工具,支持7系列以后的FPGA及Zynq 7000的开发。与之前的ISE设计套件相比,Vivado可以说是全新设计的。无论从界面、设置、算法,还是从对使用者思路的要求,都是全新的。看在Vivado上,Tcl已经成为唯一支持的脚本,此文件是vivado是tcl命令的集合。(Vivado is Xilinx's latest FPGA design tool that supports development of FPGAs and Zynq 7000s in the 7 series and beyond. Compared with the previous ISE design suite, Vivado can be said that the new design. No matter from the interface, settings, algorithms, or from the user ideas, are new. Look at Vivado, Tcl has become the only supported script, this file is vivado tcl command collection.)
    2020-10-26 22:50:00下载
    积分:1
  • 8位相 加乘法器,具有高速,占用资源较少的优点
    8位相 加乘法器,具有高速,占用资源较少的优点-eight multiplier phase together with high-speed, taking up less resources advantages
    2023-05-06 21:10:02下载
    积分:1
  • 39736216MyDspToolbox
    使用Matlab Gui实现的数字信号处理常用算法,包括卷积,FFT,FIRIIR数字滤波器设计,最佳滤波器,自适应滤波,卡尔曼滤波等
    2012-05-01 11:59:57下载
    积分:1
  • FPGA
    FPGA设计中的时序分析及异步设计注意事项 (FPGA design timing analysis and design considerations for asynchronous)
    2011-08-15 22:02:50下载
    积分:1
  • Timing1111_Symcronization
    使用Verilog编写的时间同步模块,解决位同步问题,ISE12.2下编译通过(Time synchronization module written in Verilog, bit synchronization issues under ISE12.2 compiled by)
    2021-05-07 14:28:36下载
    积分:1
  • e_BIU
    isa MEMORY PLAN eu biu asm
    2020-06-25 19:20:02下载
    积分:1
  • 696518资源总数
  • 106227会员总数
  • 11今日下载