登录
首页 » Verilog » 子带编码,在Verilog SPIHT算法

子带编码,在Verilog SPIHT算法

于 2022-01-25 发布 文件大小:20.85 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

文件包含

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PID_Verilog
    说明:  之前一直找不到自学编写了一个,PID案例,分享下(I have been unable to find a self-taught, compiled a PID case, share under)
    2020-10-08 13:26:54下载
    积分:1
  • AD7760_TEST
    AD7760模数转换,使能滤波器功能,简单易懂,可进行各种配置 全功能支持,并附加使用说明(AD7760 Full Function Support with Additional Instructions)
    2021-03-17 13:39:20下载
    积分:1
  • simwindfarm-v1.0
    GFHGFHGFH DFHFDHD GHDHFDHHFD DFHFDHDF
    2021-04-11 22:08:57下载
    积分:1
  • 程序
    说明:  传感器是一种检测装置,能感受到被测量的信息,并能将感受到的信息,按一定规律变换成为电信号或其他所需形式的信息输出,以满足信息的传输、处理、存储、显示、记录和控制等要求(Sensor is a kind of detection device, which can sense the measured information and transform it into electrical signal or other required information output according to certain rules to meet the requirements of information transmission, processing, storage, display, recording and control.)
    2020-06-18 22:00:01下载
    积分:1
  • OFDM
    :采用FPGA来实现一个基于OFDM技术的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制器包括:信道编码(Reed-Solomon编码),交织,星座映射,FFT和插入循环前缀等模块。我另外制作了相应的解调器,可以实现上述功能的逆变换。(: Using FPGA to implement a technology-based OFDM communication systems in base-band data processing part of the modem. One part of the modulator launch include: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and cyclic prefix insertion modules. I also produced a corresponding demodulator can achieve the above-mentioned inverse transform function.)
    2009-04-16 12:28:17下载
    积分:1
  • SPI接口代码
    对SPI接口的verilog编程,SPI is a simple interface that allows one chip to communicate with one or more other chips.   
    2022-04-16 11:02:29下载
    积分:1
  • shift example
    shift example for verilog
    2018-12-18 05:24:04下载
    积分:1
  • signal-processing-matlab
    信号处理中所用到的matlab程序,包括LFM,NLFM,BPSK,QPSK等等。(Matlab procedures used in signal processing, including LFM, NLFM, BPSK, QPSK, and so on.)
    2012-11-01 00:55:18下载
    积分:1
  • 《HELLO FPGA》-软件工具篇
    说明:  学习使用quartus modelsim(learn to uee quartus modelsim)
    2020-03-18 09:24:22下载
    积分:1
  • Coding Style
    良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
    2020-06-17 12:00:01下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载