登录
首页 » VHDL » 并串转换模块,内含有另个.vhd文件。一个是自己写的比较简单 另一个是参考的。...

并串转换模块,内含有另个.vhd文件。一个是自己写的比较简单 另一个是参考的。...

于 2022-01-25 发布 文件大小:322.02 kB
0 67
下载积分: 2 下载次数: 1

代码说明:

并串转换模块,内含有另个.vhd文件。一个是自己写的比较简单 另一个是参考的。-And the string conversion module, which contains another one. Vhd file. One is its relatively simple to write the other is the reference.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fft_32k_readme_v1_0_0
    Fast Fourier Transform (FFT) 32K Point Design contains information about the design example
    2018-10-11 15:11:54下载
    积分:1
  • SCRAMBLER
    32位扰码器的verilog代码,编译通过(The Verilog code of 32_bit scrambler)
    2009-11-24 14:51:38下载
    积分:1
  • Typical examples of character LCD interface 10.8 The Design and Implementation o...
    典型实例10.8 字符LCD接口的设计与实现 软件开发环境:ISE 7.1i 硬件开发环境:红色飓风II代-Xilinx版 1. 本实例控制开发板上面的LCD的显示; 2. 工程在project文件夹里面 3. 源文件和管脚分配在 tl文件夹里面 4. 下载文件在download文件夹里面,.mcs为PROM模式下载文件,.bit为JTAG调试下载文件。-Typical examples of character LCD interface 10.8 The Design and Implementation of Software Development Environment: ISE 7.1i development environment hardware: Hurricane II on behalf of the red-Xilinx Edition 1. The above examples of the control board of the LCD display 2. Projects project folder inside 3. the distribution of the source file and pin in rtl folder inside 4. download files in download folder inside,. mcs file for the PROM mode download,. bit for the JTAG debugger to download the file.
    2022-07-15 02:45:21下载
    积分:1
  • zuoye2
    主要编写了一组二进制数据通过根升余弦滤波器后的波形,但并没有使用ISE内部的FIR滤波器内核,该程序相当于编写了一个根升余弦滤波器。(Mainly prepared a set of binary data through the root raised cosine filter waveform after, but did not use the ISE internal FIR filter kernel, the program is equivalent to the preparation of a root raised cosine filter.)
    2013-09-18 15:24:13下载
    积分:1
  • 《Verilog HDL 程序设计教程》9
    《Verilog HDL 程序设计教程》9-"Verilog HDL Design Guide" 9
    2022-04-11 23:01:46下载
    积分:1
  • 中值滤波
    在图像中
    2023-06-24 17:20:03下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • ecc算法源码
    该源码表述了ecc算法如何用vhdl实现RSA(Ron Rivest,Adi Shamir,Len Adleman三位天才的名字)一样,ECC(Elliptic Curves Cryptography,椭圆曲线密码编码学)也属于公开密钥算
    2022-03-07 00:08:00下载
    积分:1
  • FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用...
    FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用-FPGA encryption methods for those who need to encrypt their VHDL source code in a way, very useful
    2022-11-20 11:40:03下载
    积分:1
  • VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考
    VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考-VHDL Quick Reference Guide, a brief summary of VHDL, is well suited to do the development of reference
    2022-06-13 15:47:21下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载