spi
代码说明:
VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
文件列表:
spi
...\LIB.DLS
...\spi.acf
...\spi.hif
...\spi.mmf
...\spi.ndb
...\SPI.sym
...\spi.vhd
...\U0200221.DLS
...\U1754406.DLS
...\U2561360.DLS
...\U2918138.DLS
...\U3670051.DLS
...\U4824688.DLS
...\U8712012.DLS
下载说明:请别用迅雷下载,失败请重下,重下不扣分!