登录
首页 » Verilog » verilog HDL

verilog HDL

于 2020-09-04 发布
0 257
下载积分: 1 下载次数: 4

代码说明:

说明:  DS18B20温度模块,LCD1602显示(DS18B20 Temperature Module, LCD1602 Display)

文件列表:

verilog HDL, 0 , 2014-07-04
verilog HDL\DS1802, 0 , 2014-06-24
verilog HDL\DS1802\da0832.v, 1575 , 2014-06-24
verilog HDL\DS1802\da0832.v.bak, 703 , 2014-06-24
verilog HDL\DS1802\da18.asm.rpt, 7835 , 2014-06-24
verilog HDL\DS1802\da18.cdf, 320 , 2014-06-24
verilog HDL\DS1802\da18.done, 26 , 2014-06-24
verilog HDL\DS1802\da18.dpf, 1179 , 2014-06-24
verilog HDL\DS1802\da18.fit.rpt, 178115 , 2014-06-24
verilog HDL\DS1802\da18.fit.smsg, 513 , 2014-06-24
verilog HDL\DS1802\da18.fit.summary, 593 , 2014-06-24
verilog HDL\DS1802\da18.flow.rpt, 8211 , 2014-06-24
verilog HDL\DS1802\da18.map.rpt, 53006 , 2014-06-24
verilog HDL\DS1802\da18.map.smsg, 405 , 2014-06-24
verilog HDL\DS1802\da18.map.summary, 457 , 2014-06-24
verilog HDL\DS1802\da18.pin, 20250 , 2014-06-24
verilog HDL\DS1802\da18.pof, 524475 , 2014-06-24
verilog HDL\DS1802\da18.qpf, 1260 , 2014-06-24
verilog HDL\DS1802\da18.qsf, 4611 , 2014-06-24
verilog HDL\DS1802\da18.sof, 358317 , 2014-06-24
verilog HDL\DS1802\da18.sta.rpt, 696995 , 2014-06-24
verilog HDL\DS1802\da18.sta.summary, 4593 , 2014-06-24
verilog HDL\DS1802\da18.v, 542 , 2019-05-28
verilog HDL\DS1802\da18.v.bak, 304 , 2014-06-24
verilog HDL\DS1802\db, 0 , 2014-06-24
verilog HDL\DS1802\db\da18.(0).cnf.cdb, 2012 , 2014-06-24
verilog HDL\DS1802\db\da18.(0).cnf.hdb, 1101 , 2014-06-24
verilog HDL\DS1802\db\da18.(1).cnf.cdb, 44832 , 2014-06-24
verilog HDL\DS1802\db\da18.(1).cnf.hdb, 3250 , 2014-06-24
verilog HDL\DS1802\db\da18.(2).cnf.cdb, 16937 , 2014-06-24
verilog HDL\DS1802\db\da18.(2).cnf.hdb, 2489 , 2014-06-24
verilog HDL\DS1802\db\da18.(3).cnf.cdb, 5900 , 2014-06-24
verilog HDL\DS1802\db\da18.(3).cnf.hdb, 1779 , 2014-06-24
verilog HDL\DS1802\db\da18.amm.cdb, 541 , 2014-06-24
verilog HDL\DS1802\db\da18.asm.qmsg, 2184 , 2014-06-24
verilog HDL\DS1802\db\da18.asm.rdb, 1407 , 2014-06-24
verilog HDL\DS1802\db\da18.asm_labs.ddb, 11843 , 2014-06-24
verilog HDL\DS1802\db\da18.cbx.xml, 86 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.bpm, 831 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.cdb, 70605 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.hdb, 19204 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.kpt, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.logdb, 15176 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.rdb, 21475 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp_merge.kpt, 201 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd, 746340 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd, 745247 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd, 740378 , 2014-06-24
verilog HDL\DS1802\db\da18.db_info, 138 , 2014-06-24
verilog HDL\DS1802\db\da18.fit.qmsg, 32721 , 2014-06-24
verilog HDL\DS1802\db\da18.hier_info, 6304 , 2014-06-24
verilog HDL\DS1802\db\da18.hif, 3888 , 2014-06-24
verilog HDL\DS1802\db\da18.idb.cdb, 9158 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.html, 1588 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.rdb, 491 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.txt, 1926 , 2014-06-24
verilog HDL\DS1802\db\da18.map.bpm, 794 , 2014-06-24
verilog HDL\DS1802\db\da18.map.cdb, 20473 , 2014-06-24
verilog HDL\DS1802\db\da18.map.hdb, 18502 , 2014-06-24
verilog HDL\DS1802\db\da18.map.kpt, 5908 , 2014-06-24
verilog HDL\DS1802\db\da18.map.logdb, 4 , 2014-06-24
verilog HDL\DS1802\db\da18.map.qmsg, 22241 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.cdb, 1160 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.hdb, 9277 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.logdb, 4 , 2014-06-24
verilog HDL\DS1802\db\da18.pre_map.cdb, 69273 , 2014-06-24
verilog HDL\DS1802\db\da18.pre_map.hdb, 15598 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv.hdb, 15467 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv_sg.cdb, 69775 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv_sg_swap.cdb, 1339 , 2014-06-24
verilog HDL\DS1802\db\da18.sgdiff.cdb, 28163 , 2014-06-24
verilog HDL\DS1802\db\da18.sgdiff.hdb, 16655 , 2014-06-24
verilog HDL\DS1802\db\da18.sld_design_entry.sci, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.sld_design_entry_dsc.sci, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.smart_action.txt, 6 , 2014-06-24
verilog HDL\DS1802\db\da18.smp_dump.txt, 2884 , 2014-06-24
verilog HDL\DS1802\db\da18.sta.qmsg, 102622 , 2014-06-24
verilog HDL\DS1802\db\da18.sta.rdb, 51148 , 2014-06-24
verilog HDL\DS1802\db\da18.sta_cmp.8_slow_1200mv_85c.tdb, 74031 , 2014-06-24
verilog HDL\DS1802\db\da18.syn_hier_info, 0 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fastest_slow_1200mv_0c.ddb, 148200 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fastest_slow_1200mv_85c.ddb, 147904 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fast_1200mv_0c.ddb, 319194 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.slow_1200mv_0c.ddb, 322669 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.slow_1200mv_85c.ddb, 322212 , 2014-06-24
verilog HDL\DS1802\db\da18.tis_db_list.ddb, 231 , 2014-06-24
verilog HDL\DS1802\db\logic_util_heursitic.dat, 22308 , 2014-06-24
verilog HDL\DS1802\db\prev_cmp_da18.qmsg, 160270 , 2014-06-24
verilog HDL\DS1802\incremental_db, 0 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions, 0 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.db_info, 138 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.cdb, 29719 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.dfp, 33 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.hdb, 18932 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.kpt, 199 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.logdb, 4 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.rcfdb, 34011 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.cdb, 20314 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.dpi, 1261 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.hbdb.cdb, 604 , 2014-06-24

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ASKFSKPSK
    这是看完一本通信仿真手册后我自己写的一点程序,包括ASK FSK PSK的调制和解调程序,不过是比较简单的 ,因为用了公式的()
    2008-05-09 14:48:29下载
    积分:1
  • MAPBCJR
    Hi..Modified BCJR and MAP alogorithm implementaion
    2010-02-23 18:38:46下载
    积分:1
  • 07279970基于MATLAB自适应滤波的心电图去噪
    说明:  利用matlab自适应滤波器实现心电信号的去噪 自适应滤波器 心电图(De-Noising of Electrocardiogram (ECG) with Adaptive Filter Using MATLAB)
    2020-11-19 19:09:37下载
    积分:1
  • GNLSE官方
    说明:  求解广义非线性薛定谔方程的频移方程 与分步傅里叶法不同,解决了非线性系数随波长变化的问题(Solving the frequency shift equation of GNLSE)
    2021-04-21 13:28:49下载
    积分:1
  • LDPC参考
    详细完整的LDPC编译码MATLAB代码!(Detailed and complete LDPC code MATLAB code!)
    2021-03-10 09:59:27下载
    积分:1
  • DSP
    说明:  matlab仿真凯塞窗的源代码,希望能帮到大家(simulation of Kaiser window,hoping to be helpfull for you)
    2019-12-30 00:49:01下载
    积分:1
  • terminal3
    说明:  该资源为应用GNUradio工具,对USRP的开发,主要实现了频谱感知,以及根据频谱感知的结果进行ofdm通信的功能(This resource is the development of USRP using gnuradio tool. It mainly realizes the function of spectrum sensing and OFDM communication according to the result of spectrum sensing)
    2020-03-04 12:10:50下载
    积分:1
  • SLM Paper
    说明:  ofdm papr hammerstein python
    2020-12-22 12:46:09下载
    积分:1
  • juanjima
    卷积码编译码C程序 一种简单的(3,1,2)卷积码编码和译码程序(Convolutional code encoding and decoding procedures for a simple C (3,1,2) convolutional code encoding and decoding procedures)
    2009-05-23 10:07:45下载
    积分:1
  • 2dpsk
    设计了差分编码移相键控(2DPSK)调制解调系统的工作流程图,并利用 Matlab 软件对该系统的动态进行了模拟仿真。利用仿真的结果,从基带信号的波形图可以衡量数字信号的传输质量 由系统的输入和输出波形图可以看出,仿真实验良好 。(Design of a differential phase shift keying encoding (2DPSK) modulation and demodulation system working flow chart of the system using Matlab software to simulate the dynamics simulation. Using simulation results, from the baseband signal waveform can be measured digital signal transmission quality by the system' s input and output waveforms can be seen that simulation is good.)
    2011-05-01 09:56:08下载
    积分:1
  • 696518资源总数
  • 106222会员总数
  • 14今日下载