登录
首页 » WINDOWS » amc516_fmc212_v6.2

amc516_fmc212_v6.2

于 2021-03-20 发布 文件大小:33203KB
0 86
下载积分: 1 下载次数: 1

代码说明:

  FPGA board based code

文件列表:

amc516_fmc212
amc516_fmc212\CHANGELOG
amc516_fmc212\documentation
amc516_fmc212\documentation\VadaTech DAQ Series DMA application note.pdf
amc516_fmc212\documentation\VadaTech DAQ System Reference Guide.pdf
amc516_fmc212\fpga
amc516_fmc212\fpga\daq_amc516_fmc212
amc516_fmc212\fpga\daq_amc516_fmc212\binary
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\amc516_fmc212.bit
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\daq_amc516_fmc212.mcs
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\daq_amc516_fmc212.prm
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\debug_nets.ltx
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B1
amc516_fmc212\fpga\daq_amc516_fmc212\binary\generate_flash_mcs.tcl
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO create flash image (B=0) .txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO create flash image (B=1).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO upgrade FPGA (B=0).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO upgrade FPGA (B=1).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\make_fpga_image.tar.gz
amc516_fmc212\fpga\daq_amc516_fmc212\project
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx\project_release_2015.4.xpr
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx\project_release_2016.4.xpr
amc516_fmc212\fpga\daq_amc516_fmc212\source
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516_fmc212.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516_fmc212_clock.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\daq_amc516.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\.Xil\.axil_iic.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\axil_iic.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\.Xil\.axil_iic.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\axil_iic.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516_fmc212.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\daq_dac_fifo.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil\.axis_128_256.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil\.dac_fifo.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\axis_128_256.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\dac_fifo.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4\axis_128_256.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4\dac_fifo.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\axil_spi_sdio.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\convert_ob_2s.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\daq_fmc212.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ev12as200azp.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\fmc212_io.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_cc_data.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_reset.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc12j4000_bypass_dc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc_data_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc212_io_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc225_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc225_io_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_4x_support.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x_phy.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x_support.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.reset_iserdes_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.trigger_sel_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\adc_clock.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\adc_data_cc.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\fmc212_clock.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\fmc212_io_cc.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\doc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\doc\jesd204_v7_1_changelog.txt
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\hdl
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\hdl\jesd204_v7_1_rfs.v
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xci
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xml
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_rx_startup_fsm.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_sync_block.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_tx_startup_fsm.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_cpll_railing.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_init.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_multi_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_ooc.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\jesd204_8x_support_phy.xci

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dbs
    关于多普勒锐化的一些很好的资料,希望对大家有帮助(Doppler sharpened some of the very good information, I hope to help everyone.)
    2018-09-28 16:20:33下载
    积分:1
  • LABVIEW用户登陆系统
    说明:  增加、删除用户信息,修改密码等,大学生本科毕业材料(Add, delete user information, modify password, undergraduate graduation materials)
    2021-04-17 14:33:35下载
    积分:1
  • 电力系统分析 随书光盘 源代码, MATLAB编写,有参考价值
    电力系统分析 随书光盘 源代码, MATLAB编写,有参考价值-CD-ROM with the book Power System Analysis
    2022-05-18 04:50:43下载
    积分:1
  • 学生信息管理系统,包括学生入学所有注册信息
    学生信息管理系统,包括学生入学所有注册信息-Student Information Management System, including student enrollment of all registration information
    2022-01-25 18:56:47下载
    积分:1
  • C游戏代码(机器人大战)
    C游戏代码(机器人大战)-C game code (Robot Wars)
    2022-08-12 17:29:30下载
    积分:1
  • another type of ppt format
    another type of ppt format
    2022-03-11 22:24:22下载
    积分:1
  • MagicBuySell
    Magic Buy Sell Indicator
    2020-06-24 04:00:01下载
    积分:1
  • Prepared using a binary list stored in binary form of the creation, the first se...
    1 编写采用二叉链表形式存储的二叉树的创建、先序、中序、后序和按层遍历的算法。 2 编写将一棵二叉树的所有左右子树进行交换的算法。 提示:验证是否交换可以调用二叉树的遍历算法,比较输出结点序列。 3 编写一个主函数,将上面函数连在一起,构成一个完整的程序。 4 调试并运行实验源程序。 -Prepared using a binary list stored in binary form of the creation, the first sequence, the sequence, after the order and by level traversal algorithms. 2 the preparation of a binary tree will be all about the exchange of sub-tree algorithms. Tip: Verify that the exchange can be called binary tree traversal algorithm to compare the output node sequence. 3 write a main function, the above functions together to form a complete program. 4 debug and run experiments source.
    2022-04-12 05:14:21下载
    积分:1
  • jywbt
    基于matlab GUI界面设计,ldpc码的编解码实现,D-S证据理论数据融合。( Based on matlab GUI interface design, Codec ldpc code implementation D-S evidence theory data fusion.)
    2017-06-01 16:24:58下载
    积分:1
  • 原始分类程序
    双极化天气雷达,基于模糊逻辑算法的降水粒子分类。(Weather Radar Polarimetry)
    2021-03-14 15:19:23下载
    积分:1
  • 696518资源总数
  • 104226会员总数
  • 29今日下载