登录
首页 » WINDOWS » amc516_fmc212_v6.2

amc516_fmc212_v6.2

于 2021-03-20 发布 文件大小:33203KB
0 101
下载积分: 1 下载次数: 1

代码说明:

  FPGA board based code

文件列表:

amc516_fmc212
amc516_fmc212\CHANGELOG
amc516_fmc212\documentation
amc516_fmc212\documentation\VadaTech DAQ Series DMA application note.pdf
amc516_fmc212\documentation\VadaTech DAQ System Reference Guide.pdf
amc516_fmc212\fpga
amc516_fmc212\fpga\daq_amc516_fmc212
amc516_fmc212\fpga\daq_amc516_fmc212\binary
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\amc516_fmc212.bit
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\daq_amc516_fmc212.mcs
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\daq_amc516_fmc212.prm
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\debug_nets.ltx
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B1
amc516_fmc212\fpga\daq_amc516_fmc212\binary\generate_flash_mcs.tcl
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO create flash image (B=0) .txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO create flash image (B=1).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO upgrade FPGA (B=0).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO upgrade FPGA (B=1).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\make_fpga_image.tar.gz
amc516_fmc212\fpga\daq_amc516_fmc212\project
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx\project_release_2015.4.xpr
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx\project_release_2016.4.xpr
amc516_fmc212\fpga\daq_amc516_fmc212\source
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516_fmc212.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516_fmc212_clock.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\daq_amc516.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\.Xil\.axil_iic.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\axil_iic.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\.Xil\.axil_iic.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\axil_iic.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516_fmc212.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\daq_dac_fifo.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil\.axis_128_256.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil\.dac_fifo.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\axis_128_256.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\dac_fifo.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4\axis_128_256.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4\dac_fifo.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\axil_spi_sdio.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\convert_ob_2s.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\daq_fmc212.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ev12as200azp.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\fmc212_io.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_cc_data.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_reset.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc12j4000_bypass_dc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc_data_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc212_io_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc225_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc225_io_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_4x_support.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x_phy.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x_support.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.reset_iserdes_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.trigger_sel_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\adc_clock.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\adc_data_cc.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\fmc212_clock.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\fmc212_io_cc.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\doc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\doc\jesd204_v7_1_changelog.txt
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\hdl
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\hdl\jesd204_v7_1_rfs.v
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xci
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xml
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_rx_startup_fsm.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_sync_block.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_tx_startup_fsm.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_cpll_railing.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_init.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_multi_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_ooc.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\jesd204_8x_support_phy.xci

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • NAVIDIA-CUDA-PPT
    清华大学CUDA编程教程,能够快速掌握CUDA编程技巧和应用案例(Tsinghua University CUDA programming tutorials, to quickly master the the CUDA programming skills, and the application case)
    2013-04-06 20:54:07下载
    积分:1
  • Tifatigueandwear
    calculate wear the subroutine coded by Fortran and can be used for the 2D model and useful for the wear calculation
    2020-06-25 00:00:02下载
    积分:1
  • java写的简单连连看游戏,网上下载一些图片作为游戏背景
    java写的简单连连看游戏,网上下载一些图片作为游戏背景-Lianliankan Writing a simple java games, download some pictures as the background of Games
    2022-07-25 02:03:31下载
    积分:1
  • STM32 TF卡升级源码
    说明:  stm32f 通过TF卡对程序进行升级.(stm32f Upgrade the program with a TF card.)
    2020-10-03 12:07:08下载
    积分:1
  • 无线局域网仿真
    WLAN仿真-发送机 wlan No Comments 设置完系统参数后,开始产生发送数据。 1. 产生随机的发送bit(tx_bits),这里不考虑信道编码。 2. QAM映射 3. 将数据映射到不同载波,形成OFDM符号 4. 产生pilot,并将pilot插入OFDM符号中 5. 加入dc和guard子载波 6. 进行ifft,将频域信号变到时域,并加入循环前缀 7. 对信号进行overlap window 8. 在时域产生short preamble 9. 在时域产生long preamble 10. 将preamble和数据符号组成packet 11. 升采样 得到信道传输的数据Tx_signal_up 具体程序见附件 wlan_transmitter.m-WLAN Simulation- wlan No Comments transmitter system parameters set finished, the beginning to have to send data. 1. Have sent random bit (tx_bits), here does not consider channel coding. 2. QAM mapping 3. The data is mapped to a different carrier to form OFDM symbols 4. Have a pilot, and pilot inserted OFDM symbols 5. Adding dc and guard subcarriers 6. To carry out ifft, will change the frequency domain signal to time domain, and add cyclic prefix 7. the signals overlap window8. In the time domain have a short preamble9. In the time domain have a long preamble10. the preamble and data symbols packet11. or sampling re
    2022-03-17 11:21:25下载
    积分:1
  • 1
    说明:  关于使用matlab的求解程序,包括弹流等内容。(To solve the program)
    2019-12-24 16:47:28下载
    积分:1
  • XDS100v3-Design-Kit-1.0-Setup
    说明:  仿真器开发资料。TI新一代仿真器XDS100V3.(Simulator development data. TI new generation simulator XDS100V3.)
    2019-03-18 19:34:40下载
    积分:1
  • ADXL345-Lib-v1-3
    adxl345 accelerator device
    2020-06-21 22:40:01下载
    积分:1
  • Prepared using opengl game tutorials
    用opengl编写游戏教程-Prepared using opengl game tutorials
    2022-08-04 05:16:18下载
    积分:1
  • c programming language graphics mode
    c语言图形模式编程-c programming language graphics mode
    2023-01-23 07:25:04下载
    积分:1
  • 696518资源总数
  • 104384会员总数
  • 26今日下载