-
VB6_NIDAQ
VB sample code for NI-DAQ card.
- 2012-07-26 14:36:43下载
- 积分：1
-
ProjectSettings
说明： AR程序设计4，扫描图片可以出现三维模型，并操作(AR programming 4, scanning pictures can appear three-dimensional model, and operation)
- 2020-06-18 07:00:02下载
- 积分：1
-
Money Pile EA
说明： very good ea!!!!!!!!!!!!!
- 2019-11-12 19:28:08下载
- 积分：1
-
lpc2xxx Development Board of USB driver software configuration. PDF
lpc2xxx 开发板中 USB驱动程序软件包的配置.PDF-lpc2xxx Development Board of USB driver software configuration. PDF
- 2022-03-06 18:52:59下载
- 积分：1
-
这是用C++Builder做的一个九宫排字游戏
这是用C++Builder做的一个九宫排字游戏-This is done using C Builder JiuGongTu typesetting of a game
- 2022-03-14 05:56:05下载
- 积分：1
-
zuijindui
用蛮力法和分治法解最近对问题以及对算法时间性能及运行结果的分析
(And sub-rule by brute force method of solving the problem, as well as the recent performance of the algorithm and running time analysis of the results)
- 2009-12-07 19:30:01下载
- 积分：1
-
rayleigh
通过瑞利算法仿真无线通信信道，加权值是一个很便利的方法(Simulation of wireless channel through Rayleigh algorithm)
- 2018-04-28 20:06:14下载
- 积分：1
-
ofdm_channel_estimation
OFDM下的信道估计，在频率选择性rayleigh信道下五条多径下测试，并作出信道估计性能曲线(OFDM under channel estimation in frequency selective Rayleigh fading trail of more than five tests, and channel estimation performance curve)
- 2021-03-16 18:49:21下载
- 积分：1
-
2006-IEEE-TEC-CLPSO
说明： 进化算法中CLPSO的粒子群优化算法源代码(Source Code of Particle Swarm Optimization for CLPSO in Evolutionary Algorithms)
- 2019-10-11 21:21:11下载
- 积分：1
-
时钟由Verilog可计数从00:00至23:59写作。带一个文件到…
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.
- 2022-10-19 21:25:03下载
- 积分：1
