state-machine
代码说明:
一个简单的用verilog实现的售货机状态机设计,内有word介绍设计的原理(A simple realization of a vending machine with verilog state machine design, there are design principles introduced word)
文件列表:
状态机设计
..........\state_machine_1.v,2778,2012-11-26
..........\state_machine_tb.txt,1107,2012-11-26
..........\state_machine_tb.v,787,2012-11-26
..........\wave3.bmp
..........\实验二图.doc,38912,2012-11-26
..........\实验报告二.doc,101376,2015-03-30
下载说明:请别用迅雷下载,失败请重下,重下不扣分!