-
UART串口传输的Verilog RTL
uart串口传输的verilog RTL级源码，已通过仿真验证。文件主要包含发送、接受位处理，发送、接受字节帧处理，对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps
- 2022-01-28 20:31:09下载
- 积分：1
-
verilog-lfsr-master
Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
- 2020-06-24 21:40:01下载
- 积分：1
-
基于DE2开发板，视频图像显示设计源代码，代码调试成功
基于DE2开发板，视频图像显示设计源代码，代码调试成功-based DE2 development board ,it is vhdl resourse code
- 2022-03-15 06:09:25下载
- 积分：1
-
EPM570并串转换器
基于CPLD器件EPM570，用VHDL语言编写的并串转换器代码，用于实现并行代码到串行代码的转换
- 2022-07-13 17:44:24下载
- 积分：1
-
QAM16_demo
This is a demonstration for 16QAM. It is a Simulink model, including hardware implementation on Xilinx FPGA for adaptive equalizer and carrier recovery.
- 2010-11-09 03:00:52下载
- 积分：1
-
基于DE2开发板的VGA显示模块，仅供大家参考
基于DE2开发板的VGA显示模块，仅供大家参考-DE2 development board based on the VGA display module, for your reference
- 2022-03-21 02:14:24下载
- 积分：1
-
一种接口控制板的逻辑电路设计CPLD程序。
一种接口控制板的逻辑电路设计CPLD程序。-an interface to the control board CPLD logic circuit design process.
- 2022-06-19 00:18:27下载
- 积分：1
-
read-string-from-FLASH
read data of type character from flash memory
- 2013-09-08 03:49:15下载
- 积分：1
-
sawtooth-waveform
在ＦＰＧＡ中产生的频率可调的锯齿波型信号发生器(The frequency of the FPGA to generate the sawtooth waveform signal generator adjustable)
- 2011-08-01 08:54:11下载
- 积分：1
-
用verilog hdl 硬件描述语言写的一个范例程序，led的，扩展性极强，欢迎大家下载使用。...
用verilog hdl 硬件描述语言写的一个范例程序，led的，扩展性极强，欢迎大家下载使用。-Verilog hdl using hardware description language to write an example of the procedure, led, and highly scalable, welcome to download.
- 2022-03-06 09:45:48下载
- 积分：1
