登录
首页 » Verilog » FPGA 64位除法器 verilog

FPGA 64位除法器 verilog

于 2023-09-02 发布 文件大小:1.09 kB
0 36
下载积分: 2 下载次数: 1

代码说明:

用verilog语言实现的除法器,实现方式为移位减

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • READ_SINEX
    读取IGS数据中心提供的sinex文件 并恢复法方程(Read sinex file IGS data centers and to restore normal equation)
    2016-06-18 11:19:14下载
    积分:1
  • VCS_labs
    说明:  EDA软件VCS学习中用到的实际例子,都已经通过调试验证(Practical examples used in the learning of EDA software VCS have been verified by experiments.)
    2019-04-29 11:45:52下载
    积分:1
  • LIP6903CORE_CSC_RGB2YUV
    CSC RGB2YUV Verilog source code
    2011-02-28 20:06:13下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • UMC_90nm_1P9M_LOGIC_MIXED_MODE_Process_TLR_V1.1
    UMC 90nm design kit. please read before using thee models.
    2013-02-02 11:24:38下载
    积分:1
  • Optimised_OMP
    一种压缩感知信号恢复算法,针对贪婪迭代类算法中的正交匹配追踪(OMP)算法的改进。OMP在每次迭代过程中选择出的原子并不是最优的,无法使本轮迭代中残差的减少最大化。本例程实现了改进的最优OMP算法,即Optimised_OMP,保证每次迭代选出的原子与已选出的原子序列所构成的平面正交,因而可以使残差下降的更快,从而加速算法收敛。(A compressed sensing signal recovery algorithms track (OMP) algorithm and orthogonal matching algorithm greedy iterative class. The OMP selected atoms in each iteration of the process is not optimal, not be able to maximize the reduction of the residual in the current round of iteration. The routines to achieve the optimal OMP algorithm improvements that Optimised_OMP, to ensure that each iteration selected atoms with atomic sequence elected a plane orthogonal, and thus can make the residuals have declined even faster, thus speeding up the algorithm convergence.)
    2021-03-08 10:19:29下载
    积分:1
  • VGA
    FPGA简单VGA彩条显示程序驱动程序640*480(FPGA simple VGA color display Driver 640* 480)
    2013-11-22 09:14:35下载
    积分:1
  • CNT60
    六十进制计数器,显示0到60.可以用数码管显示。(Six decimal counter 0-60 can use the digital display.)
    2012-10-17 19:32:56下载
    积分:1
  • ass1_3_safe
    The objective of this project is to design and implement the controller for an electronic safe. You will interface a 16-button keypad to the NIOS boards. The combination code of the safe will be the last
    2011-03-05 01:17:22下载
    积分:1
  • elc_clock
    verilog实践 elc_clock 电子时钟设计(Verilog design practice elc_clock electronic clock)
    2008-12-10 16:06:48下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载