网站首页

VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)

于 2023-08-04 发布文件大小:189.18 kB

 0  28

下载积分: 2 下载次数: 1

我要下载

代码说明：

VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

24小时计时时钟
说明：实现24小时计时，因为位数不够，这里是12进位，可自行调整进位数(Realize 24-hour timing, because the number of digits is not enough, here is 12 carry, you can adjust the carry number by yourself.)

2020-06-23 19:40:01下载

积分：1
can_latest.tar
用verilog编写的can总线控制器，包括设计参考历程和仿真程序，以及开发文档！(Written by verilog can bus controller, including the design reference course and simulation program, and the development of the document!)

2015-07-23 19:55:03下载

积分：1
asynchronous reset state machine
异步复位状态机 -- State Machine with Asynchronous Reset -- dowload from: www.fpga.com.cn & www.pld.com.cn -asynchronous reset state machine-- State Machine with Asynchronou "s Reset-- dowload from : www.fpga.com.cn

2023-07-14 12:30:03下载

积分：1
xilinx-FPGA
xilinx FPGA技术详解,从设计流程到设计注意点(xilinx FPGA technology Detailed Design points, from the design process to)

2012-08-10 13:07:41下载

积分：1
Flash
FPGA Verilog控制FLASH片外读写(Verilog Controls FLASH Out-of-Chip Read-Write)

2020-06-22 21:40:01下载

积分：1
32_lvds_test
Xilinx 公司Spartan-6系列FPGA实现LVDS，带Modelsim仿真文件，已综合。(Xilinx Spartan-6 Series FPGA implements LVDS with Modelsim simulation file, which has been synthesized.)

2020-11-30 20:59:27下载

积分：1
LCD12864
verilog lcd2864 适合初学者(verilog lcd2864 )

2013-10-15 18:57:45下载

积分：1
1
说明： matlab code for JTAG cable checking

2014-02-04 19:27:39下载

积分：1
对于FFT的蝶形结构
图书馆IEEE；

2022-11-14 05:40:03下载

积分：1
FPGA_merge
关于FPGA排序算法的研究文献，有全排序和一些归并算法的文献介绍。(FPGA sequencing algorithm on the literature, there are some sort of sorting algorithm and the literature on the merger.)

2016-11-22 21:12:56下载

积分：1

696522资源总数
104029会员总数
31今日下载

VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)

0 个回复

热门标签

热门下载